


Docket No. TN205 Serial No. 09/971,949 Inventors: Joseph H. End III Title: "CIRCUIT AND METHOD FOR HIGH-SPEED EXECUTION OF MODULO DIVISION" Sheet 1/12




Docket No. TN205 Serial No. 09/971,949 Inventors: Joseph H. End III Title: "CIRCUIT AND METHOD FOR HIGH-SPEED EXECUTION OF MODULO DIVISION" Sheet 2/12



Docket No. TN205 Serial No. 09/971,949 Inventors: Joseph H. End III Title: "CIRCUIT AND METHOD FOR HIGH-SPEED EXECUTION OF MODULO DIVISION" Sheet 3/12






Docket No. TN205 Serial No. 09/971,949 Inventors: Joseph H. End III

FIGURE 3

Docket No. TN205
Serial No. 09/971,949
Inventors: Joseph:H. End III "
Title: "CIRCUIT AND METHOD FOR HIGHSPEED EXECUTION OF MODULO DIVISION"
Sheet 5/12



Docket No. TN205 Serial No. 09/971,949 Inventors: Joseph.H. End III \* Title: "CIRCUIT AND METHOD FOR HIGH-SPEED EXECUTION OF MODULO DIVISION" Sheet 6/12

All values shown are decimal except "K" is 2^10 (1024 decimal) multiplier.

|   | x   x   x   x   x                      | **************************************                   | 2K 2K 2K 2K                            | x x x x x                               | x   x   x   x                           | 2K   2K   2K   2                        | *   ×   ×            |
|---|--|--|--|---|---|---|----------------------|
| 446   |  |  | 9973                                   | 64K (16 bits)                           | 0073 0073 0073 0073 0073 0073 0073 0073 | 9973                                    | 5698                 |
| range Vikin   |  | 9972 9973 19945 19946                                    | 19946 29918                            | 29919 39891                             | 39891 39892 49864 49865                 | 1                                       | 65535<br>59837 59838 |
| MOD Remainder Output<br>Quotient  | o<br>O                                 | 9972 0 9972 0<br>Q=1                                     | 0 9972 0                               | 0 9972 0                                | 0 9972 0<br>Q=4                         | 0 99720<br>Q=5 C                        | 0 5697<br>Q=6        |
| OylBr, "Adder O"<br>OylBr, Adder 1, "15a"<br>OylBr, Adder 2, "15b"<br>OylBr, Adder 3, "15c"<br>OylBr, Adder 4, "15d"<br>OylBr, Adder 5, "15e" |  | $\begin{array}{c}$                                       | 11111111111111111111111111111111111111 |   | 111111111111111111111111111111111111111 | 000000000000000000000000000000000000000 |                      |
| Sel "Sum 0" Sel Sum 1 Sel Sum 2 Sel Sum 3 Sel Sum 3 Sel Sum 4 Sel Sum 5 Sel Sum 6   | 11111111111111111111111111111111111111 | $\begin{array}{c} 1111111111100000000000000000000000000$ | 00000000000000000000000000000000000000 | 000000000000000000000000000000000000000 | 000000000000000000000000000000000000000 | 000000000000000000000000000000000000000 | 000000               |

Docket No. TN205 Serial No. 09/971,949 Inventors: Joseph H. End III Title: "CIRCUIT AND METHOĎ FOR HIGH-SPEED EXECUTION OF MODULO DIVISION" Sheet 7/12

```
--Selects which of the adder output values is the Remainder Output.
   Signal RMDR SEL: std logic vector (6 downto 0); -- 7 bit vector of signals
used
        -- to select the true remainder from the plurality of remainders.
        -- The vector is "one hot" encoded.
   Signal CY BR_VEC: std_logic_vector(5 downto 0); -- Vector of CY BR1...6
bits.
        -- composed of the plurality of carry/borrow outputs of the adders.
   Signal QUOTIENT VAL: std logic_vector(2 downto 0); -- Numerical value of
quotient.
-- Adder 0 was reduced out of the design and thus eliminated, being replaced
with
      a straight-through bus, leaving the other 6 adders physically implemented.
-- Create a vector from the adder CY_BR outputs so they can be referenced as a
group
-- in the CASE statement in the RMDR SEL LOGIC process, below.
   CY BR VEC(0) <= CY BR1; -- CY_BR output of adder 1 is bit 0 of CY_BR VEC.
   CY BR VEC(1) <= CY BR2; -- CY BR output of adder 2 is bit 1 of CY BR VEC. CY BR VEC(2) <= CY BR3; -- CY BR output of adder 3 is bit 2 of CY BR VEC.
   CY BR VEC(3) <= CY BR4; -- CY BR output of adder 4 is bit 3 of CY BR VEC.
   CY BR VEC(4) <= CY BR5; -- CY BR output of adder 5 is bit 4 of CY BR VEC.
   CY_BR_VEC(5) <= CY_BR6; -- CY_BR output of adder 6 is bit 5 of CY_BR_VEC.
-- Remainder Select control output to control Remainder Mux, item # 19.
RMDR SEL LOGIC : process (CY_BR_VEC)
-- RMDR_SEL output signal names and values. "One-hot" encoded.
Constant ZERO: std logic vector(6 downto 0) := "0000001"; -- Select "adder 0"
output.
Constant ONE : std logic vector(6 downto 0) := "0000010"; -- Select adder 1
output.
Constant TWO : std logic vector(6 downto 0) := "0000100"; -- Select adder 2
output.
Constant THREE: std logic vector(6 downto 0) := "0001000"; -- Select adder 3
Constant FOUR : std_logic_vector(6 downto 0) := "0010000"; -- Select adder 4
output.
Constant FIVE : std logic vector(6 downto 0) := "0100000"; -- Select adder 5
Constant SIX : std_logic_vector(6 downto 0) := "1000000"; -- Select adder 6
output.
-- CY_BR_VEC names and values which match associated numerical quotient values.
Constant QUOT 0 : std logic vector (5 downto 0) := "000000"; -- Quotient of
dividend is 0.
Constant QUOT_1 : std_logic_vector(5 downto 0) := "000001"; -- Quotient of
dividend is 1.
Constant QUOT_2 : std_logic_vector(5 downto 0) := "000011"; -- Quotient of
dividend is 2.
Constant QUOT_3 : std_logic_vector(5 downto 0) := "000111"; -- Quotient of
dividend is 3.
Constant QUOT_4 : std_logic_vector(5 downto 0) := "001111"; -- Quotient of
dividend is 4.
Constant QUOT_5 : std_logic_vector(5 downto 0) := "011111"; -- Quotient of
dividend is 5.
Constant QUOT 6: std logic vector(5 downto 0) := "111111"; -- Quotient of
dividend is 6.
```

# FIGURE 6A

Docket No. TN205 Serial No. 09/971,949 Inventors: Joseph H. End III Title: "CIRCUIT AND METHOD FOR HIGH-SPEED EXECUTION OF MODULO DIVISION" Sheet 8/12

-- Perform selection function.

```
-- Note: Interpretation of the CASE statement. Example: "WHEN QUOT_0 =>" means,
"When the
-- value of CY BR VEC equals the value assigned to the constant, QUOT_0, execute
-- following statements until the next "WHEN..." statement". Then exit the
CASE.
Case CY BR VEC is
                  -- Quotient of dividend is 0. "Adder 0" has correct mod
  When QUOT_0 =>
output value.
                 <= ZERO;
     RMDR SEL
                                   -- Select remainder 0.
     QUOTIENT VAL <= "000" -- Quotient value is 0 (binary).
  When QUOT 1 => -- Quotient of dividend is 1. Adder 1 has correct mod
output value.
     RMDR SEL
                 <= ONE;
                                  -- Select remainder 1.
     QUOTIENT VAL <= "001" -- Quotient value is 1 (binary).
  When QUOT_2 => -- Quotient of dividend is 2. Adder 2 has correct mod
output value.
     RMDR SEL
                  <= TWO;
                                 -- Select remainder 2.
     QUOTIENT VAL <= "010" -- Quotient value is 2 (binary).
  When QUOT 3 =>
                  -- Quotient of dividend is 3. Adder 3 has correct mod
output value.
                  <= THREE;
                                   -- Select remainder 3.
     RMDR SEL
     QUOTIENT VAL <= "011" -- Quotient value is 3 (binary).
  When QUOT 4 => -- Quotient of dividend is 4. Adder 4 has correct mod
output value.
     RMDR SEL
                  <= FOUR;
                                  -- Select remainder 4.
     QUOTIENT VAL <= "100" -- Quotient value is 4 (binary).
  When QUOT 5 => -- Quotient of dividend is 5. Adder 5 has correct mod
output value.
                 <= FIVE;
                                 -- Select remainder 5.
     RMDR_SEL
     QUOTIENT VAL <= "101" -- Quotient value is 5 (binary).
  When QUOT 6 => -- Quotient of dividend is 6. Adder 6 has correct mod
output value.
                  <= SIX;
     RMDR SEL
                                  -- Select remainder 6.
     QUOTIENT_VAL <= "110" -- Quotient value is 6 (binary).
End case;
```

# FIGURE 6B

Docket No. TN205
Serial No. 09/971,949
Inventors: Joseph H. End III
Title: "CIRCUIT AND METHOD FOR HIGHSPEED EXECUTION OF MODULO DIVISION"
Sheet 9/12

Note: Interpretation of VHDL:

a) CASE statement. Example:

### Case SEQ\_STATE is

#### WHEN CYCLE\_1 then

"WHEN CYCLE\_1" means, "When the value of SEQ\_STATE equals the value assigned to the constant, CYCLE\_1, execute the statements following the WHEN until the next "WHEN..." statement". Then exit the CASE.

b) The symbol "<=" is interpreted as: "is assigned the value of...".

```
******* BEGINNING OF "VHDL" DESCRIPTION *********************
-- Signal declarations and definitions.
   Signal CY BR_VEC: std_logic_vector(3 downto 0); -- 4 bit vector of CY_BR signals.
        -- composed of the plurality of carry/borrow outputs of the adders.
   Signal QUOTIENT VAL: std_logic_vector(3 downto 0); -- 4 bit numeric value of
quotient.
   Signal SEQ_STATE : std_logic_vector(1 downto 0); -- Sequence Controller state
   Signal SEQ STATE N: std_logic_vector(1 downto 0); -- Seq Controller next state
-- Output signals of Remainder Selection Logic, 16
   Signal RMDR LD: std logic;
                                     -- Remainder Reg load-enable signal.
   Signal RMDR SEL: std logic vector( 5 downto 0); -- 6 bit vector of signals used
         -- to select the true remainder from the plurality of remainders.
         -- The vector is "one hot" encoded.
   Signal RMDR_VALID: std_logic; -- Tags the contents of the Remainder Reg as valid.
-- Signals to select subsets of TVn values to apply to adder inputs "A".
   Signal SEL_SET_1 : std_logic; -- Signal to apply TV1, TV2, TV3 and TV4.
   Signal SEL_SET_2 : std_logic; -- Signal to apply TV5, TV6, TV7 and TV8.
   Signal SEL_SET_3 : std_logic; -- Signal to apply TV9, TV10, TV11 and TV12.
-- Adder 0 was reduced out of the design and thus eliminated, being replaced with
    a straight-through bus, leaving the other 6 adders physically implemented. Create a vector from the adder CY_BR outputs so they can be referenced as a group
   in the CASE statement in the RMDR SEL LOGIC process, below.
  CY_BR_VEC(0) <= CY_BR1; -- CY_BR output of adder 1 is bit 0 of CY_BR_VEC.
CY_BR_VEC(1) <= CY_BR2; -- CY_BR output of adder 2 is bit 1 of CY_BR_VEC.
CY_BR_VEC(2) <= CY_BR3; -- CY_BR output of adder 3 is bit 2 of CY_BR_VEC.
   CY BR VEC(3) <= CY BR4; -- CY BR output of adder 4 is bit 3 of CY BR VEC.
```

### FIGURE 7A

Docket No. TN205 Serial No. 09/971,949 Inventors: Joseph H. End III Title: "CIRCUIT AND METHOD FOR HIGH-SPEED EXECUTION OF MODULO DIVISION" Sheet 10/12

```
__ ********
                      Behavior of Sequence Controller State Machine, 25 **********
SEQUENCE CONTROLLER: process (RMDR_VALID, RESET) -- RMDR_VALID and RESET are input
                                                                 -- signals.
-- The RMDR VALID signal is generated in the RMDR_SEL_LOGIC process, below.
-- Sequence Controller state names and values. Values are arbitrary.

Constant CYCLE_1: std_logic_vector(1 downto 0) := "01"; -- Controller CYCLE_1 state.

Constant CYCLE_2: std_logic_vector(1 downto 0) := "10"; -- Controller CYCLE_2 state.

Constant CYCLE_3: std_logic_vector(1 downto 0) := "11"; -- Controller CYCLE_3 state.
-- Sequencer behavior
    If RESET = '1' then
        SEQ STATE
                      <= CYCLE 1; -- Reset to CYCLE 1 state.
    else -- Normal sequence controller operation.
        Case SEQ STATE is
           WHEN CYCLE 1 then

If RMDR_VALID = '1' then -- The true remainder is in this set.
                   SEQ_STATE_N <= CYCLE_1; -- Stay in CYCLE_1 state.</pre>
                                      -- True remainder is not in this set.
                   SEQ_STATE_N <= CYCLE_2; -- Continue on to CYCLE_2 state.</pre>
               End if;
            WHEN CYCLE 2 then
               If RMDR_VALID = '1' then -- The true remainder is in this set. SEQ_STATE_N <= CYCLE_1; -- Go back to CYCLE_1 state.
                                        -- True remainder is not in this set.
                   SEQ_STATE_N <= CYCLE_3; -- Continue on to CYCLE_3 state.</pre>
               End if;
            WHEN CYCLE_3 then -- True remainder MUST be in this set if not found so far.
                   SEQ_STATE_N <= CYCLE_1; -- Return to CYCLE_1 state.</pre>
       End Case;
End SEQUENCE_CONTROLLER process;
```

## FIGURE 7B

Docket No. TN205 Serial No. 09/971,949 Inventors: Joseph H. End III Title: "CIRCUIT AND METHOD FOR HIGH-SPEED EXECUTION OF MODULO DIVISION" Sheet 11/12

```
Behavior of Remainder Selection Logic, 16 ***********
-- Remainder Select control output to control Remainder Mux, item # 19.
RMDR SEL LOGIC : process (SEQ STATE, CY BR VEC) -- SEQ STATE and CY BR VEC are input
                                               -- signals.
Note that RMDR VALID signal output here is an input to the Sequencer Controller, above.
-- RMDR SEL output signal names and values. "One-hot" encoded.
Constant NONE: std_logic_vector(4 downto 0) := "00000"; -- Don't select any outputs.
Constant ZERO : std_logic_vector(4 downto 0) := "00001";
Constant ONE : std_logic_vector(4 downto 0) := "00010";
                                                           -- Select "adder 0" output.
                                                          -- Select adder 1 output.
Constant TWO : std_logic_vector(4 downto 0) := "00100";
                                                           -- Select adder 2 output.
Constant THREE: std_logic_vector(4 downto 0) := "01000"; -- Select adder 3 output.
Constant FOUR: std_logic_vector(4 downto 0):= "10000"; -- Select adder 4 output.
-- CY BR VEC names and values which match associated numerical quotient values.
Constant QUOT_A: std_logic_vector(3 downto 0) := "0000"; -- Quotient value is
0,4,8,12.
Constant QUOT_B: std_logic_vector(3 downto 0) := "0001"; -- Quotient value is 1,5 or
Constant QUOT C: std logic vector(3 downto 0) := "0011"; -- Quotient value is 2,6 or
Constant QUOT D: std logic vector(3 downto 0) := "0111"; -- Quotient value is 3,7 or
Constant QUOT E : std logic vector(3 downto 0) := "1111"; -- Quotient value is
unknown.
                                   -- Each value of SEQ STATE selects a different set of
Case SEQ STATE is
                                  -- combinational logic to be performed.
   When CYCLE_1 then -- Perform sequencer cycle_1 logic function.
      SEL_SET_1 <= '1'; -- Apply TV1, TV2, TV3 and TV4 to adders. Case CY_BR_VEC is -- Look at the CY_BR adder outputs.
         When QUOT A =>
                         -- Quotient of dividend is 0. This is the only state in
      which
                          <= ZERO;
                                     -- Quotient value is 0 (binary).
            QUOTIENT VAL <= "0000";
                         <= '1';
            RMDR_VALID
                                     -- Remainder is valid.
                         <= '1';
                                     -- Load valid remainder into remainder reg, 23.
            RMDR LD
                         -- Quotient of dividend is 1.
         When QUOT B \Rightarrow
            RMDR SEL
                         <= ONE;
                                  -- Adder 1 has correct remainder output value.
            QUOTIENT_VAL <= "0001"; -- Quotient value is 1 (binary).
                         <= '1';
            RMDR VALID
                                     -- Remainder is valid.
            RMDR LD
                         <= '1';
                                     -- Load valid remainder into remainder reg, 23.
                          -- Quotient of dividend is 2.
         When QUOT C =>
                         <= TWO;
                                   -- Adder 2 has correct remainder output value.
            RMDR SEL
            QUOTIENT VAL <= "0010"; -- Quotient value is 2 (binary).
            RMDR VALID
                         <= '1';
                                     -- Remainder is valid.
                         <= '1';
                                     -- Load valid remainder into remainder reg, 23.
            RMDR LD
         When QUOT D =>
                          -- Quotient of dividend is 3.
                         <= THREE;
            RMDR SEL
                                     -- Adder 3 has correct remainder output value.
            QUOTIENT VAL <= "0011";
                                     -- Quotient value is 3 (binary).
                         <= '1';
                                     -- Remainder is valid.
            RMDR_VALID
                                     -- Load valid remainder into remainder reg, 23.
            RMDR LD
                         <= '1';
                         -- Quotient of dividend might be 4.
         When QUOT E =>
                         <= FOUR;
            RMDR SEL
                                     -- Adder 4 may have correct remainder output
      value.
                         <= '0';
            RMDR VALID
                                     -- Remainder is unknown. Sequencer must continue.
                         <= `1';
            RMDR LD
                                     -- Load remainder into remainder reg, 23. It might
                                     -- be valid. Must be tested next cycle.
      End case;
```

# FIGURE 7C

End case;

Docket No. TN205
Serial No. 09/971,749
Inventors: Joseph H. End III
Title: "CIRCUIT AND METHOD FOR HIGHSPEED EXECUTION OF MODULO DIVISION"
Sheet 12/12

```
When CYCLE 2 then -- Perform sequencer cycle_2 logic function.
   SEL SET 2 <= '1'; -- Apply TV5, TV6, TV7 and TV8 to adders.
   Case CY BR VEC is -- Look at the CY_BR adder outputs.
      When QUOT A =>
                     -- Quotient of dividend is 4. This confirms the possibility.
                                  -- .All adder outputs are incorrect.
                      <= NONE;
         RMDR SEL
         QUOTIENT_VAL <= "0100"; -- Quotient value is 4 (binary).
                     <= '1';
                                  -- Remainder in Remainder Reg, 23, is valid.
         RMDR VALID
         RMDR LD
                      <= '0';
                                  -- Don't load. Hold valid remainder previously
                                  -- loaded into remainder reg, 23, in CYCLE_1.
      When QUOT B =>
                       -- Quotient of dividend is 5.
                                 -- Adder 1 has correct remainder output value.
         RMDR SEL
                      <= ONE;
         QUOTIENT VAL <= "0101"; -- Quotient value is 5 (binary).
                      <= '1';
                                  -- Remainder is valid.
         RMDR_VALID
                      <= '1';
                                  -- Load valid remainder into remainder reg, 23.
         RMDR LD
                     -- Quotient of dividend is 6.
      When QUOT C =>
                                 -- Adder 2 has correct remainder output value.
                      <= TWO;
         RMDR SEL
         QUOTIENT_VAL <= "0110";
                                 -- Quotient value is 6 (binary).
         RMDR_VALID
                      <= '1';
                                  -- Remainder is valid.
                      <= '1';
                                  -- Load valid remainder into remainder reg, 23.
         RMDR LD
      When QUOT D =>
                      -- Quotient of dividend is 7.
                                  -- Adder 3 has correct remainder output value.
                      <= THREE;
         RMDR SEL
                                  -- Quotient value is 7 (binary).
         QUOTIENT VAL <= "0111";
                      <= '1';
                                  -- Remainder is valid.
         RMDR VALID
                                  -- Load valid remainder into remainder reg, 23.
                      <= '1';
         RMDR LD
                      -- Quotient of dividend might be 8.
      When QUOT E =>
                      <= FOUR;
         RMDR_SEL
                                  -- Adder 4 may have correct remainder output
   value.
                      <= '0';
                                  -- Remainder is unknown. Sequencer must continue.
         RMDR VALID
                                  -- Load remainder into remainder reg, 23. It might
                      <= '1';
         RMDR LD
                                  -- be valid. Must be tested next cycle.
When CYCLE 3 then -- Perform sequencer cycle_3 logic function.
   SEL SET_3 <= '1'; -- Apply TV9, TV10, TV11 and TV12 to adders.
   Case CY_BR_VEC is -- Look at the CY_BR adder outputs.
                      -- Quotient of dividend is 8. This confirms the possibility.
      When QUOT A =>
                      <= NONE;
                                -- .All adder outputs are incorrect.
         RMDR SEL
         QUOTIENT VAL <= "1000"; -- Quotient value is 8 (binary).
         RMDR_VALID
                      <= '1';
                                  -- Remainder in Remainder Reg, 23, is valid.
                      <= '0';
                                  -- Don't load. Hold valid remainder previously
         RMDR LD
                                  -- loaded into remainder reg, 23, in CYCLE_1.
                      -- Quotient of dividend is 9.
      When QUOT B =>
                                  -- Adder 1 has correct remainder output value.
                      \leq ONE;
         RMDR SEL
         QUOTIENT_VAL <= "1001";
                                 -- Quotient value is 9 (binary).
                                  -- Remainder is valid.
                      <= '1';
         RMDR VALID
                      <= '1';
                                  -- Load valid remainder into remainder reg, 23.
         RMDR LD
                      -- Quotient of dividend is 10.
      When QUOT C =>
                                -- Adder 2 has correct remainder output value.
                      <= TWO;
         RMDR_SEL
         QUOTIENT_VAL <= "1010";
                                  -- Quotient value is 10 (binary).
                      <= '1';
                                  -- Remainder is valid.
         RMDR VALID
                      <= '1';
                                  -- Load valid remainder into remainder reg, 23.
         RMDR LD
      When QUOT D =>
                      -- Quotient of dividend is 11.
                                  -- Adder 3 has correct remainder output value.
                      <= THREE;
         RMDR SEL
                                  -- Quotient value is 11 (binary).
         QUOTIENT_VAL <= "1011";
                     <= '1';
                                  -- Remainder is valid.
         RMDR VALID
                      <= '1';
         RMDR LD
                                  -- Load valid remainder into remainder reg, 23.
                      -- Quotient of dividend is 12.
      When QUOT E =>
                      <= FOUR;
                                  -- Adder 4 has correct remainder output value.
         RMDR SEL
                                 -- Quotient value is 12 (binary).
         QUOTIENT_VAL <= "1100";
                      <= `1';
                                  -- Remainder is valid.
         RMDR VALID
                      <= '1';
                                  -- Load valid remainder into remainder reg, 23.
         RMDR LD
   End case;
```

# FIGURE 7D